



New method for determination of harmonic distortion in SOI FD transistors

A. Cerdeira^{a,*}, M. Estrada^a, R. Quintero^a, D. Flandre^b, A. Ortiz-Conde^c,
F.J. García Sánchez^c

^a Dept. de Ingeniería Eléctrica, Sección de Electrónica del Estado Sólido (SEES), CINVESTAV – IPN, Av. IPN No. 2508, Col. S.P. Zacatenco, Apto. Postal 14-740, 07300 México, DF, Mexico

^b Laboratoire de Microélectronique, Place du Levant 3, B-1348 Louvain-la-Neuve, Belgium

^c Laboratorio de Electrónica del Estado Sólido (LEES), Universidad Simón Bolívar, Apartado Postal 89000, Caracas 1080A, Venezuela

Received 2 May 2001; received in revised form 21 June 2001; accepted 26 June 2001

Abstract

We present a new method for calculating the total harmonic distortion (THD) and the third harmonic distortion (HD3) of the output current–voltage characteristics of a semiconductor device. The method is based on the calculation of two functions which we call D and $D3$ and are based on a specific integration of the DC current–voltage characteristic of the device.

In this paper we demonstrate that function D can be correlated with the THD and function $D3$ with the HD3, so that they can be determined in a much simpler way, with no need to use derivatives, Fourier coefficients or fast Fourier transforms.

The new method is applied to calculate the harmonic distortion of a silicon-on-insulator (SOI) fully depleted (FD) MOS transistor in the triode regime to be used as an active resistor at the input of an operational amplifier in a MOSFET-C filter configuration.

It is also demonstrated that the transistor I_{DS} – V_{DS} characteristics used in these calculations can be obtained from either measurements, analytical models or numerical simulations. © 2002 Elsevier Science Ltd. All rights reserved.

1. Introduction

The harmonic distortion introduced by MOS transistors is a property of major importance regarding their analog applications [1]. In particular, in MOSFET-C continuous-time filter architectures, MOS transistors can be used, in triode regime, as linear resistors at the input of operational amplifiers [2–5]. In such balanced or fully differential implementations, the total harmonic distortion (THD) is dominated by its third-order com-

ponent (third harmonic distortion, HD3). Up to now, methods used to calculate the THD and HD3 were based on the use of the fast Fourier transform (FFT), or on the calculation of high-order derivatives of the output characteristic [1], and very often on uneasy AC measurements [4]. A five points method applied to a current mirror circuits was also used in Ref. [6]. In this work we present a new method to calculate the THD and the HD3 of MOS transistors used as linear resistors, which is based on the direct analysis of the non-linearity of the DC I_{DS} – V_{DS} characteristics of the device for a fixed gate voltage. To evaluate this non-linearity, we use a function D which was first defined and presented in Ref. [7] as an integral equation of the I_{DS} – V_{DS} characteristic. The use of this function has the advantage of noise reduction when processing experimental data and has been used for the extraction of other device parameters, as for example Ref. [8].

* Corresponding author. Tel.: +52-5747-3780; fax: +52-5747-7114.

E-mail addresses: cerdeira@mail.cinvestav.mx (A. Cerdeira), flandre@dice.ucl.ac.be (D. Flandre), ortizc@ieee.org (A. Ortiz-Conde).

In this paper, in order to eliminate the even harmonics, we further introduce another function, which we call $D3$. It is demonstrated that the function D can be correlated with the THD and function $D3$ with the HD3, so that THD and HD3 can be determined in a much simpler way, with no need to use high-order derivatives, Fourier coefficients (FC) or a FFTs.

The method is applied to silicon-on-insulator (SOI) fully depleted (FD) MOSFETs which were previously demonstrated to feature, when used as linear resistors in their triode regime, much lower harmonic distortion than bulk Si equivalents [4,5]. Their $I_{DS}-V_{DS}$ characteristics were measured in the region of interest with fixed gate bias and variable drain voltage. The devices were also simulated numerically (using ATHENAS and ATLAS 2D coupled process/device simulators)¹ as well as modeled and calculated through an analytical expression.

2. $I_{DS}-V_{DS}$ characteristic

The following $I_{DS}-V_{DS}$ model of the SOI FD MOSFET in the triode region, for zero substrate bias, strong inversion and a depleted back interface from source to drain, was derived from [9].

$$I_{DS}(V_{DS}) = \frac{K_0 \left(V_{GT} V_{DS} - \frac{(1+\alpha)}{2} V_{DS}^2 \right)}{1 + \theta_G V_{GT} + \theta_D V_{DS}}, \quad (1)$$

where

$$K_0 = \frac{W}{L} \mu_0 C_{01}, \quad (2)$$

$$V_{GT} = V_{GS} - V_T, \quad (3)$$

$$\alpha = \frac{C_{02} C_S}{C_{01} (C_S + C_{02})}, \quad (4)$$

W denotes the channel width, L , the channel length, V_T , the threshold voltage, C_S , the silicon film capacitance, C_{01} , the front gate capacitance, C_{02} , the back gate capacitance, θ_G and θ_D , the mobility field dependent parameters, including the effect of the series resistance. In this paper θ_G and θ_D are used as adjustment parameters for the semi-empirical Eq. (1).

The transistors under study have a gate oxide thickness of 30 nm, a silicon thickness of 80 nm, a back oxide thickness of 400 nm and $\alpha = 0.07$. The channel width is 20 μm and the channel lengths 2 and 20 μm . The $I_{DS}-V_{DS}$ characteristic were measured as well as simulated using coupled 2D process/device technological simulations.

¹ ATLAS and ATHENA are programs of Silvaco International.

Table 1

Extracted parameters for $V_{GS} = 1.5$ V and $V_{BS} = 0$ V

L (μm)	K_0 (A/V^2)	V_T (V)	θ_G (1/V)	θ_D (1/V)
2	5.93×10^{-4}	0.37	0.056	-0.048
20	6.2×10^{-5}	0.38	0.025	-0.024

The parameters extracted to fit Eq. (1) on the measurements are given in Table 1. The measured, simulated and analytical $I_{DS}-V_{DS}$ curves are shown in Fig. 1 for $V_{GS} = 1.5$ V, where V_{DS} plotted along the X -axis goes from a maximum negative $-V_m$ to a maximum positive value, V_m , defining the amplitude of the sinusoidal voltage applied to the drain such as in a MOSFET-C structure. As can be seen, the calculated and simulated $I_{DS}-V_{DS}$ curves have both an excellent agreement, better than 2% with the experimental curve.

3. Definition of function D

In Fig. 1 it is clear that the $I_{DS}-V_{DS}$ characteristic is not completely linear, and this deviation from linearity can give us a criterion of the distortion introduced by this device for an input sinusoidal signal superposed to the drain. Applying the integration method presented in Ref. [7] we can use the function D defined as the difference of areas above and below the $I_{DS}-V_{DS}$ curve to evaluate the THD. If the $I_{DS}-V_{DS}$ characteristic is linear, function $D = 0$. As soon as non-linearity appears in the curve, D will no longer be equal to zero, and its value will increase as the non-linearity is larger.

We will normalize the current and voltage on Y and X axes respectively, so the $I_{DS}-V_{DS}$ curve shown in Fig. 1




Fig. 1. Measured (\odot and \triangle), calculated using Eq. (1) with parameters of Table 1 and simulated with ATLAS (\times) $I_{DS}-V_{DS}$ characteristics for 2 and 20 μm long SOI FD MOSFETs for $V_{GS} = 1.5$ V at the triode operation region as linear resistor.

is moved into the first quadrant of the graphical representation in order to deal only with positive values of the variables in the interval from 0 to 1, which provide dealing only with positive numbers when integrating the area under the curve in any segment.

The normalized variables can be expressed as:

$$i = \frac{I_{DS}(V_{DS}) - I_{DS}(-V_m)}{I_{DS}(V_m) - I_{DS}(-V_m)}, \quad (5)$$

$$v = \frac{V_{DS} + V_m}{2V_m}. \quad (6)$$

The analytical normalized current $i(v)$ as a function of the normalized voltage v resulting from Eq. (1) is:

$$i(v) = \frac{1}{2} \frac{(1+P)(1+\gamma)}{(1+P\gamma)} \left[1 - \frac{1 - 2\frac{1+2P}{1+P}v + \frac{4P}{1+P}v^2}{1 + \frac{2\gamma}{1-\gamma}v} \right], \quad (7)$$

where

$$P = \frac{1 + \alpha}{2} \frac{V_m}{V_{GT}}, \quad (8)$$

$$\gamma = \frac{\theta_D V_m}{1 + \theta_G V_{GT}}. \quad (9)$$

The normalized $i-v$ curves are shown in Fig. 2 indicating the excellent correlation between the analytical model of Eq. (7) and the experimental data normalized using Eq. (5).

Function D is then defined as:

$$D = \int_0^1 i(v) dv - \int_0^1 v(i) di = 2 \int_0^1 i(v) dv - 1. \quad (10)$$




Fig. 2. Normalized current–voltage characteristic calculated from the analytical Eqs. (7) and (14) and from measured data using Eqs. (5) and (6), in the case of a SOI FD MOSFET with $L = 20 \mu\text{m}$, $V_{GS} = 1.5 \text{ V}$.

The analytical solution of Eq. (10), using Eq. (7) is equal to:

$$D_{\text{ana}} = \frac{\gamma + P}{2\gamma^3(1 + P\gamma)} \left[2\gamma + (1 - \gamma^2) \ln \left(\frac{1 - \gamma}{1 + \gamma} \right) \right]. \quad (11)$$

For the limiting case when θ_D tends to 0, γ also tends to 0 and D_{ana} depends only on the applied voltages and simplifies to:

$$D_{\text{ana0}} = \frac{2}{3}P. \quad (12)$$

4. Definition of function $D3$

Even though the magnitude of HD3 is usually several orders of magnitude below the THD, HD3 becomes dominant in balanced or fully differential circuit designs which suppress the even-order non-linearities. For that reason, to calculate it in our method, we eliminate the even harmonics by calculating the following current difference using our previous data of measurements or of Eq. (1):

$$I3 = I_{DS}(V_{DS}) - I_{DS}(-V_{DS}). \quad (13)$$

Normalization of $I3$ is done in the same way as shown in paragraph 2. The resulting analytical current in normalized variables can be written as:

$$i3(v) = \frac{1}{2} \left[1 + \frac{1 - \gamma^2}{1 + P\gamma} \frac{1 + P\gamma(2v - 1)^2}{1 - \gamma^2(2v - 1)^2} (2v - 1) \right]. \quad (14)$$

The normalized $i3-v$ curves are shown in Fig. 2, indicating again the excellent agreement between the analytical model of Eq. (14) and the experimental data normalized using Eq. (13). The analysis of the output current calculated from Eq. (14) indicates that there is a non-linearity present, that has an S shape and is symmetrical with respect to $v = 0.5$. If the function D is calculated, his value will be zero. For this reason, the new function $D3$ must be calculated in the interval from $v = 0$ to $v = 0.5$ and the result multiplied by 2, since due to its symmetric behavior the calculus in the whole interval will always be zero.

The resulting function $D3$ is equal to:

$$D3 = 2 \left| 2 \int_0^{0.5} i3(v) dv - 0.25 \right|. \quad (15)$$

If the analytical expression for the output current in Eq. (14) is used, the following analytical expression for $D3$ is obtained:

$$D3_{\text{ana}} = \frac{1}{2} \left| 1 + \frac{1 - \gamma^2}{\gamma^3(1 + P\gamma)} [P\gamma^2 + (P + \gamma) \ln(1 - \gamma^2)] \right| \quad (16)$$

When γ tends to 0, $D3_{\text{ana}} = 0$, as expected. This result indicates that the term of V_{DS} in the denominator clearly conditions the HD3 magnitude.

5. Correlation of function D with THD and of function $D3$ with HD3

To validate our method, the first step was to demonstrate that original and normalized I – V characteristics give the same harmonic distortion content. The harmonic coefficients c_0 , c_2 , c_3 , c_4 and c_5 were compared by applying the standard FC method to the current obtained from Eqs. (1) and (7), for an input sinusoidal signal of amplitude V_m and 1 kHz frequency applied to the drain. Only the DC component, c_0 , differs in a magnitude of 0.5. This difference is caused by the displacement of the curve to the first quadrant, so if the normalized current is used to calculate the zero coefficient harmonic, a value of 0.5 must be subtracted to the result obtained. This result shows that the normalized characteristics can be used in order to determine the harmonic distortion. The THD was calculated for 21 elements including harmonics 0 and from 2 to 20.

The second step was to calculate THD, HD2 and HD3 by the FC method, using the normalized I – V measured data and Eq. (7). At the same time, using the same data, function D was calculated using Eq. (10).

The last step consisted in calculating HD0, HD2 and HD3, by the FC method applied to the normalized current difference I_3 – V measured data and Eq. (14). At

the same time, function $D3$ was calculated on the same experimental and model data. Experimental I – V data is substituted into Eq. (13) and the resulting current difference is normalized as indicated above. The new resulting data, as well as the I – V curve, calculated using Eq. (14), are used to determine each of the above parameters. As expected the values of HD0 and HD2 were always zero.

This procedure was applied to two SOI FD MOSFETs, whose extracted parameters are shown in Table 1. Table 2 summarizes the results of calculations proposed hereabove for these transistors. The gate bias was equal to 1.5 V; back gate voltage $V_{\text{BS}} = 0$ V; $V_m = 0.5$ V and $f = 1$ kHz. Table 2 also includes the harmonic distortion measured for these conditions, using an AC setup with a digital sinus source and a look-in amplifier.

The following remarkable results can be underlined:

1. The ratio between THD and D is always constant and equal to 1.06 (0.5 dB).
2. The values obtained for THD, HD2 and D are the same whether experimental (column A) or calculated (column B) data are used indicating that the semi-empirical expression used for the calculated data (i.e. Eq. (1)) is a very good approximation in this case.
3. The calculated value for HD3 is the same whether the measured I_{DS} – V_{DS} curve (column A) or the normalized data resulting from Eq. (13) (column C) are used.
4. There is however a significant difference in the values obtained for HD3 if it is calculated using the experimental data (columns A, C) or the analytical expression (columns B, D), indicating that the semi-empirical expression of Eq. (1) is not sufficiently precise in order to calculate the third harmonic. According to Refs. [3,5], a much more physical modeling of the substrate or body effect must be taken into account in SOI FD MOSFETs.
5. Nevertheless, the values obtained for HD3 and $D3$ are exactly the same if the data used for their calculation are either experimental (column C) or calculated (column D).
6. The AC measured (column E) HD2 and HD3, and the DC calculated ones using the experimental data (column A, C), show a good agreement. This demonstrates that the harmonic frequency components can indeed validly be extrapolated from DC I – V characteristics, at least up to 1 kHz.

Another important advantage of the new method we propose is that, using functions D and $D3$, it is possible to quickly analyze the effect of the applied voltages and parameter variations on the harmonic distortion. The I – V characteristic required for calculations can be measured, simulated or calculated analytically. If analytical calculations are used, a more precise model than the one we used, is however required to determine HD3.

Table 2

Distortion parameters THD, HD2, HD3 calculated by FC method and D , $D3$ calculated using Eqs. (10) and (15), using normalized data as obtained from (A) experimental $I_{\text{DS}} = f(V_{\text{DS}})$ curve; (B) analytical expression of Eq. (1) with parameters of Table 1; (C) experimental data, $I_3 = f(V_{\text{DS}}) - f(-V_{\text{DS}})$; (D) analytical expression of Eq. (14); (E) THD, HD2, HD3 measured in an AC setup

Channel length	(dB)	A	B	C	D	E
2 μm	THD	–16.4	–16.4			
	D	–16.9	–16.9			
	HD2	–19.4	–19.4			–18.6
	HD3	–43.8	–58.3	–43.8	–58.3	–42.6
	$D3$			–43.8	–58.3	
20 μm	THD	–15.9	–15.9			
	D	–16.4	–16.4			
	HD2	–18.9	–18.9			–19.3
	HD3	–55.9	–63.6	–55.9	–63.6	–57
	$D3$			–55.9	–63.6	




Fig. 3. Variation of D , $D3$, THD, HD2 and HD3 with the signal amplitude V_m for $V_{GS} = 1.5$ V and (a) $L = 2 \mu\text{m}$; (b) $L = 20 \mu\text{m}$.




Fig. 4. Variation of D , $D3$, THD, HD2 and HD3 with the gate bias $V_{GT} = V_{GS} - V_T$ for $V_m = 0.5$ V and (a) $L = 2 \mu\text{m}$; (b) $L = 20 \mu\text{m}$.

Figs. 3 and 4 show the values obtained for D , $D3$, THD, HD2 and HD3, using the analytical expressions of Eqs. (7) and (14) for the two transistors length under consideration. Fig. 3 depicts the expected increased of the harmonic distortion when the amplitude of the sinusoidal signal V_m is varied from 0.05 to 1 V for fixed gate bias. Fig. 4 shows the expected THD, HD2 and HD3 decrease with increasing gate bias in the linear region (V_{GT} varied from 0.53 to 2 V) for fixed V_m . Figs. 3 and 4 thus confirm the excellent correlation of D with THD and $D3$ with HD3 in the whole bias range. Furthermore the results also confirm that a V_{GT} of 1.5 V only is sufficient to reduce the HD3 below -60 dB in SOI FD MOSFETs, even for a 1 V peak-to-peak signal

amplitude applied between source and drain, on the contrary to comparable bulk Si devices [4,5].

6. Conclusions

We have presented a new method for calculating the THD and the HD3 of a semiconductor device directly from its DC current–voltage characteristic in the operation region of interest. It is based on the use of two integral functions D and $D3$. Function D is defined as the difference of areas of a normalized $I-V$ characteristic. The procedure is simple, precise and does not need the use of complicated FC or FFT calculations or AC measurements. It was demonstrated that there is a

constant ratio between THD and function D , equal to 1.06, whereas function $D3$ is exactly identical to $HD3$. This important result opens up the possibility to quickly analyze the variations of the THD, $HD2$ and $HD3$ with applied voltages or different parameters, directly from the DC measured, simulated or modeled $I-V$ characteristics, provided that, in the last case, a sufficiently precise model of the odd-order non-linearities is used.

Acknowledgements

The measured SOI FD transistors were supplied by the Microelectronic Laboratory of the Catholic University of Louvain. This work was supported by a CO-NACYT Project 34400A. D. Flandre is Senior Research Associate of FNRS, Belgium.

References

- [1] Wambacq P, Sansen W. Distortion analysis of analog integrated circuits. Dordrecht: Kluwer; 1998.
- [2] Banu M, Tsividis Y. Fully integrated active RC filters in MOS technology. IEEE J Solid-State Circ 1983;18:644–51.
- [3] Flandre D, Jespers P. Charge-sheet modelling of MOS $I-V$ fundamental nonlinearities in MOSFET-C continuous-time filters. Electron Lett 1995;31(17):1419–20.
- [4] Gentinne B, Dessard V, Louveaux S, Flandre D, Colinge JP. A comparative study of non-linearities in bulk and SOI linear resistors based on 2- and 4-transistors structures. Proc IEEE Int SOI Conf, October 1995. p. 64–5.
- [5] Flandre D, Ferrera LF, Jespers PGA, Colinge JP. Modeling and application of fully depleted SOI MOSFETs for low voltage, low power analogue CMOS circuits. Solid-State Electron 1996;39(4):455–60.
- [6] Bruun E. Harmonic distortion in CMOS current mirrors. Proc IEEE Int Symp Circ Syst 1998;1:567–70.
- [7] García Sánchez FJ, Ortiz Conde A, De Mercato G, Liou JJ, Recht L. Eliminating parasitic resistances in parameter extraction of semiconductor device models. IEEE Int Caracas Conf Circ Dev Syst, Caracas, Venezuela, 1995. p. 298–302.
- [8] Ortiz-Conde A, Estrada M, Cerdeira A, García Sánchez FJ, De Mercato G. Modeling real junctions by a series combination of two ideal diodes with parallel resistance and its parameter extraction. Solid-State Electron 2001;45: 223–8.
- [9] Colinge JP. Silicon-on-insulator technology: materials to VLSI. 2nd ed. Dordrecht: Kluwer; 1997.